

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10073328	02/13/2002	3276	12	2825 2816	Gurbanski

**APPLICANTS: Hasegawa Takao;

**CONTINUING DATA VERIFIED:

** FOREIGN APPLICATIONS VERIFIED:

JAPAN 2001-215793 07/16/2001

PG-PUB DO NOT PUBLISH ☐

RESCIND ☐

Foreign priority claimed ☒ yes ☐ no
35 USC 119 conditions met ☒ yes ☐ no
Verified and Acknowledged Examiners's initials *[Signature]*

ATTORNEY DOCKET NO

401558

TITLE : Method of wiring semiconductor integrated circuit, semiconductor integrated circuit, and computer product

U.S. DEPT. OF COMM./PAT. & TM.-PTO-436L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	Print Claim for O.G.
ISSUE FEE		DRAWING	
Amount Due	Date Paid	Sheets Drawn	Figs. Drawn
		Print Fig.	
<input type="checkbox"/> TERMINAL DISCLAIMER		Application Examiner	
		PREPARED FOR ISSUE	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)